Control System Integration Tom Shea

ORNL

Accelerator Control System

- Conveys all monitor, control, model-based, and computed data from all accelerator, facility, safety, and operations subsystems to accomplish supervisory control, automation, and operational analysis.
- Scope extends from the interface of the equipment being controlled through to the designers and operators of the accelerator facility. Sometimes including experimenters
- Includes all hardware and software between these bounds: computer systems, networking, hardware interfaces, and programmable logic controllers
- Not restricted to closed loop control systems (a primary focus in this school). In fact, at some accelerator facilities, these systems are treated as black boxes developed by the technical groups.

Responsiveness

Configuration Archiving Analysis...

Control Room Physics Apps... Digital Signal Processing Subsystem

| Office PC | Supervisory Control | Fly by |
|-----------------------|-----------------------|----------------------|
| Network | System (SCADA) | Wire |
| Nodes are responsive | Nodes are real-time | Nodes are real-time |
| Network is responsive | Network is responsive | Network is real-time |




Out With the Old, In With the New, circa 82






The "Standard Model"



Recent Example



0

Evolution of Distributed Systems

- mainframe/VAX
 - limited I/O drops lead to long analog signal runs
 - Centralized computing resources
- Standard Model
 - distributed I/O controllers
 - shorter analog runs
- Refinements to standard model
 - NAD: finer grained distribution
 - Multi-Tier/Middleware
 - New platforms: ATCA, etc...


Functional Interfaces

Communications


Typically specific to: * facility ** machine *** device

- Backplane (Internal)
- Network
- Real-time data*
- Event*
- Reference Clock**
- Machine protect*
- Utility*
- Beamline Device I/O***
- Power
- Environmental

Typical Crate



Toward Network Attached Devices



Once upon a time, there were transparencies...


Motivation for NAD

- Shared resources tightly coupled
 - Tempting to make efficient use of modular infrastructure: pack with channels or share with multiple system types
 - System integration becomes more complex
- NAD loosely coupled
 - limit unnecessary coupling between systems
 - vertically test individual units
 - integrate single units with focussed, well defined interfaces
 - Rapid SNS integration demonstrated success
- Even a subset of the concept can be helpful: i.e. get the mission critical vacuum interlock boards out of the experimental diagnostic crate, or integrate timing decoder on acquisition board in ATCA module


Middleware

- Glue
- From component/device view to physics view
- Uniform access to multiple information sources (front end computers, online model servers, databases...).
- Could be soft real-time
- Complete solutions used heavily in the financial industry, less so in accelerators (but watch LHC)
- But many purpose-built implementations in use:
 - adapters
 - aggregators of requests (multiple clients) or responses (device collections particularly to support distributed high channel count systems)
 - correlators

RHIC BPM System Overview



Matlab MiddleLayer



Physical Packaging


- Field replaceable units can be:
 - Modular
 - Self contained i.e. rackmount, wall mount
 - Integrated i.e. PS controller


Packaging issues


- Power
- Cooling
- Shielding
- Connections
- Partitioning
- Standardization
- Availability/MTTR

Modular Packaging

- VME/PCI/cPCI
- VXI/PXI
- ATCA (shown)







Best MTTR with I/O on rear transition module

Self contained


- Rack mount industrial PCs acting as NADs
 - could choose to stock prebuilt units as spares
 - changing I/O boards could lead to higher MTTR
- Chassis containing more integrated electronics
 - RHIC BPM (19" rackmount in house)
 - Libera (19" rackmount vendor supplied)

Communications

Communications Trends at Accelerator Facilities

- End of traditional parallel backplane bus paradigm (Announced every year since ~1989)
 - VME-PCI still there
 - watch PCI Express, RapidIO, ATCA
- Commercial networking products
 - DAQ 94' Conference: ATM, DS-Link, FibreChannel, SCI
 - Today: Gigabit Ethernet (1, 10, 30 GB/s)
- The ideal processing / memory / IO bandwidth device
 - The past: Transputers, DSPs
 - Today: FPGAs Integrates receiver links, PPC, links, PPC, DSPs, memory......
- Point-to-point link technology
 - The old style: Parallel Copper –Serial Optical
 - The modern style: Serial Copper –Parallel Optics, >3Gb/s today, 10Gb/s in demonstration


Latency and Throughput



Intra-chassis Standards


| | | ATCA | PCI | VME |
|---|-------------|--------|---------|----------|
| CAMAC | | | (long) | 6U |
| VME/VXI | Board Area | 995 | 316 | 373 |
| PCI/PXI | cm2 |))) | 510 | 575 |
| | Power | 200 | 10/25 | 30 |
| IP, PMC | Watts | 200 | 10/23 | 50 |
| PCle | Bandwidth | 20 | 4.3 | 2.4 |
| | I/O Gb/s | full | 66MHz | VME |
| multilane serial | | duplex | 64 bits | 2eSST |
| • ATCA | Front panel | 30 * 2 | 8 * 1.2 | 21.5 * 2 |
| serial fabric | H * W cm | 30 2 | 0 1.2 | 21.J Z |
| | Component | 21.33 | 14.48 | 13.72 |
| PCle, ethernet, etc | Height mm | 21.33 | 14.40 | 13.72 |
| | | | | |

UDP over Ethernet



- TCP: http, EPICS Channel Access
- UDP: deterministic communication, streaming multicast
- Either one: COTS routers, diagnostic tools
- intended for implementation with processor, but simple UDP demonstrated in hardware

Latency test for user mode process




Measure time difference UDP Send – Ack Response At Master using high res. timer

300usec round trip latency. one hit at 1.7msec

Point to point, no switch

2002 Vintage Dell running Standard Windows 2000




Response Time

- What affects response time?
 - Network collisions (use switches/synchronization)
 - Thread Quantum (improved with preemptive interrupt capable OS: RTOS, Solaris, Windows, and new Linux Kernels >=2.6)
 - Context Switching times (10usec-100usec)
 - Packet size (Minor for small packets)
- Example using RTOS:
 - ALS orbit feedback system demonstrates negligible effect of UDP packet jitter @ 100Mb/s. Currently I.IkHz rate. Expect to achieve 5 kHz rate @ Gb/s

Reflective Memory Example

- Also known as Replicated Memory
- Each participant in the reflective memory network has a reflective memory module.
- Each module can be written and read as simple memory
- Property:
 - Anything written to a location in one reflective memory module appears (after a loop transit time) in the same location in all attached modules.
 - Transfer rate 29.5 Mbytes/second
- All Nodes see the same memory image
- Designed for Real-time Performance Latency is minimized
- Typical implementation: Commercial PMC card on VME carrier or VME CPU board
- Calculated loop settling time = 21.4 usecs (22 nodes and 1200 meters of fiber)



APS orbit feedback

Timing/Event Systems

- Functions:
 - Coordination of actions
 - Correlation of data
- Other aspects to consider:
 - Multiuser operation
 - Frequency change if beam synchronous
- Scalability: information should reach ALL devices
- Implementations
 - FNAL/AGS/RHIC/SNS separated function
 - Event Link, TClock
 - RTDL, MDat
- SLS, Diamond: Events/info on Ethernet PHY
- Other options
 - UDP broadcast
 - Direct fiber
 - "tagged" RF reference clock

Typical Event System


The system provides:

-global distribution of events to all systems that have a receiver

-trigger and gate signals to hardware

-synchronized timestamp facility

- -software sequencing by triggering channels to process from events
- -software can be used to send events




The stimulus to send an event can be: -pulse on a hardware input -software event (write to a register) -an entry in an event playback RAM. When an event code is received the receiver can:

-output a pulse, of specified delay and width -trigger a software action (process an EPICS record)


Each event receiver can be programmed to respond in a

different way to the same event code.

Event Timeline



Example receiver



For <<1% utilization of modern FPGA, get events within signal processing system.


This example is in-house standard. Trend is to adopt standard PHY.

Multimode Operation

- AKA: Multimode, Multiuser, Pulse to Pulse Modulation, Flavors, ...
- Different Beam Parameters
- Different feedforward tables
- Different results updated

Machine Protection


Motivation



Issues

- Subsystem drives MPS input
 - DSP detects loss of control
 - Differential current measurement detects beam loss
- Subsystem responds to MPS trip
 - Communicated on timing or real-time data broadcast system
 - Circular buffers

Interface to MPS




Utility

- Temperature monitor
 - for fault monitoring (filter change time)
 - for correction of thermal effects
- Fan Speed
- Power supply current and voltage
- Heartbeat
 - monitored
 - optional watchdog timer for automatic reset
- Remote Power and Reset
 - Personnel access restrictions
 - Facility Size
 - MTTR

Safe Reconfiguration

- avoiding the "turn antenna away from earth" command.
- protected boot memory containing communication code
- permanent communication subsytem (tiny IOC on a card, hard core on FPGA,...)
- Out of band communication as an option - but may add interconnect or cable in some cases




Remote Debugging

by example

- RHIC BPM: Overview
 - Most electronics in radiation area
- SNS LLRF: In depth
 - SNS Equipment gallery put under access restrictions during commissioning

RHIC Debugging Tools



Event links and RTDL

Interface to LLRF Module

- Register based
 - Random read and write access to ease debugging
 - No "don't write during" conditions that require tricky timing.
 - No write-only registers that one cannot verify.
- Message based interfaces were avoided
 - Because they are harder to debug.
 - Also harder to implement in an FPGA, requiring parser.
 - One can easily trigger VME/VXI/PCI backplane analyzer on register access. Messages are harder.

Register Documentation

Register[†] LLRF_DDS_FREQ

The offset frequency for the on-board Direct Digital Synthesizer (DDS). This is a signed 16-bit number that adjusts the frequency of cavity operation, relative to the Master Oscillator, in the range of ± 625 kHz. One bit corresponds to 19.073486328125 Hz exactly (assuming the RF sampling clock is a perfect 40 MHz).

Register LLRF_STATUS

Read-only bit map of module status.

| D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|-----|-----|-----|-----|-----|-----|----|----|-----|-----|------|------|-----|----|-------|-----|
| - | - | - | - | - | 1 | - | - | CLP | FLT | LRC2 | LRC1 | PLL | IL | RF_ON | ксм |

CLP: Latched indicator of occurrence of any premature termination of RF due to output magnitude clipping fault. Cleared at beginning of each pulse.

FLT: Latched indicator of occurrence of any premature termination of RF due to faults within the pulse. Cleared at beginning of each pulse.

LRC2, LRC1: FCM-specific readout of the configuration switches that define its position. 0=Left, 1=Center, 2=Right, 3=Invalid. Non-FCM systems read 0.

PLL: Instantaneous readout of the same signal described in the PLL bit of the

"Single Source"

 Perl scripts convert Verilog register definitions into C++ include file, EPICS Database config, ...

| | / | | ~ | | | | | | |
|---|------------|----------|--------------------|--------|----------|-------|-----------|--------|---------|
| | 📄 registe | r-map Σ | 3 | | | | | | - 🗆 |
| | SET_1 | | 14'b0000000 | 100000 | | | | [| |
| | SET_Q | | 14'b00000000100001 | | | - | | 1 | |
| | DDS_F | REQ | 14'b00000000100010 | | | | | - | |
| | CONFI | G | 14'b00000000 | 100011 | | | | | - |
| | 4 | | | | | | | Þ | |
| | h lirf_det | inoc h N | 2 | | | | | | - 8 |
| | ш III_uei | mes.n ø | J | | | | | | |
| | /* au | tomati | cally generat | ed by | intercon | .pl/s | source/re | egiste | ▲ |
| | #defi | ne LLR | F_CONFIG_ROM | () | 0x0000) | | | | |
| | #defi | ne LLR | F_ERRORS | (| 0x0010) | | | | |
| | #defi | ne LLR | F_STATUS | (| 0x0011) | | | | |
| , | #defi | ne LLR | F_UCAPE | () | 0x0012) | | | | |
| | #defi | ne LLR | F_DCAPE | (| 0x0013) | | | - F | - 1 |
| | #defi | ne LLR | F_FCAPE | () | 0x0014) | | | | |
| | #defi | ne LLR | F_INT_STATUS | (| 0x0015) | | | | |
| | #defi | ne LLR | F_TTLTRG_MON | (| 0x0016) | | | | |
| | #defi | ne LLR | F_PEAK_ERR | (| 0x0017) | | | | |
| | #defi | ne LLR | F_PEAK_OUT | (| 0x0018) | | | | |
| | #defi | ne LLR | F_TOTALIZER | () | 0x001c) | | | | |
| | #defi | ne LLR | F_SHADOW | () | 0x0020) | | | | |
| | #defi | ne LLR | F_SET_I | (| 0x0020) | | | | |
| | #defi | ne LLR | F_SET_Q | (| 0x0021) | | - | | |
| | #defi | ne LLR | F_DDS_FREQ | (| 0x0022) | | | | |
| | #defi | ne LLR | F CONFIG | (| 0x0023) | | | | ┙╽ |
| | 4 | | | | | | | Þ | |

Debugging Registers: Console

test-oper@rftf-test-opi-cow4:~ test-llrf-ioc-vxi> vxiHelp VXI device support, version 2004-09-23 w/ write checks. |VXI helper routines: NOTE: Test mode, A24 access actually uses local RAM when the variable use_A24_TEST is set to 1. Right now, use_A24_TEST is set to 0 vxiHelp vxiInfo(int la) - check given LA vxiRegister(const char *name, int la) - register LA (for dbior) vxiReport(int level) - report on registered LAs vxiSearch() - Tests all LAs Word *vxiBoardAddr(int la) - Get A16 base as seen by CPU void *vxiTestA24(int la) - Check read access to A24 mem Bool vxiPeek(int la, int reg) - Read A16 register Bool vxiPoke(int la, int reg, Word value) - Write A16 register - Assign & enable A24 base addr. void vxiMapA24(int la, unsigned long start) -|Word *vxiA24Addr(int la)| - Get A24 base as seen by CPU Bool vxiPeekA24(int la, int word) - Read A24 register Bool vxiPokeA24(int la, int word, Word value) - Write A24 register worddump(Word *addr, int count) - Dump memory by using 16-bit access |value = 83 = 0x53 = 'S' |test-llrf-ioc-vxi> |test-llrf-ioc-vxi> vxiPeekA24(0xD4, 0x22) LA 0xD4. A24 word 0x22 = 0x0000 value = 1 = 0x1‱|test-llrf-ioc-vxi> 🛛


 Via serial line or "telnet"

Debugging Registers:

• Note: Our hardware returns value **OxBAD** for undecoded registers (pullups & downs on data lines in case FPGA doesn't drive them)

| \supset | vx | l Registers | | 0 0 |
|------------|---------------------------|--------------------|----------|-------------|
| VXI Regis | sters, SCL_LLRF: | IOC01a | | |
| A16 Read: | | | | |
| LA (hex) | Register(hex, dec) | Value (hex) | (ASCII) | (Bits) |
| Į0xd4 | Įo Įo | 0×4fa0 | 0_ | |
| Į0xd4 | Į0x1 [1 | 0×1 f4d | _M | |
| A16 Write: | Register(hex, dec) | Value (hex) | Readback | |
| Į́0xd4 | <u>j</u> o | <u>į</u> 0 | 0x4fa0 | |
| <u>ľ</u> o | j 0 j 0 | Ĭ0 | Oxbad | |
| A24 Read: | Register(hex, dec) | | | 15 12 8 4 0 |
| Į́0xd4 | jox22 [34 | | O | |
| A24 Write: | | Value (hex) | | 15 12 8 4 0 |
| Į0xd4 | Į0x22 į34 | Į0 | 0 | |
| Use WORD (| offsets (2-byte) f. Regis | ters, press Return | to send. | |

End-User Register Access



Title_date

Other Debug Tools

- EPICS Sequencer and Database
 - Online, remote access to internal state
 - View the "raw" value behind some displayed data
 - Timestamps
 - Anything can be displayed on "Strip chart", or added to an archive tool for later analysis - good for infrequent events and unanticipated correlations
- Custom C/C++ Code
 - Access to internal data must be specifically added to the code
 - "Report" methods
 - Debug flags
 - Time stamps

Source Code Control

Version Control Benefits

- Serves as repository
 - Develop some bugfix on laptop, merge that into copy on the main development machine
 - Deploy "latest" version onto linac server
- "Roll back to state of January 18, 2006"
- View history of changes, compare different versions
 - "When did we add this behavior?"
 - "How was this handled 2 years ago?"

CVS - Concurrent

- A free, open source version control system
 - Available for every operating system
 - Stable
 - Command-line, Emacs, Eclipse, ...
- Handles text very well
 - Plain ASCII or LaTeX documents
 - EPICS Sequencer and Database sources
 - C/C++
 - Verilog/VHDL
 - Front-end computer startup files
- For binary files, only date & comments available, no comparisons possible
 - Images, FPGA bitfiles, LabVIEW, ...
- Old
 - "subversion" might be better at handling directories

CVS under Eclipse:Verilog

| 0 | C/C++ - Compare fdbk_loop.v 1.12 and 1.11 - Eclipse SDK | 0 0 6 |
|--|--|---|
| <u>F</u> ile <u>E</u> dit Refac <u>t</u> or <u>N</u> avigate Se <u>a</u> | ch <u>P</u> roject CVS <u>Wi</u> ndow <u>H</u> elp | |
| ╡┇╸╔╺╺╌ ╢╴╗╺╔╹╔╝╴╔╸ ╢╴╬╴╬╴┶╴╺ | ❻▾່@▾່∞>∥ ≱່; ≅ ቶ ₽ | È □ C/C++ |
| C/C++ Pr 🛛 Navigator 🗖 🗖 | E Compare fdbk_loop.v 1.12 and 1.11 ⊠ | - 8 |
| \$ \$ € 5 7 | Text Compare | ት ት |
| RAMB4_S8_S8.v 1.5 (| Repository file: fdbk_loop.v 1.12 Repo | sitory file: fdbk_loop.v 1.11 |
| SRL16E.v 1.5 (ASCII -I afterburner.v 1.5 (ASCI afterdemux.v 1.5 (ASCI bram.pl 1.4 (ASCII -kk) bram2.pl 1.4 (ASCII -kk) config_cruncher 1.4 (ASCII -kk) config_rom.v 1.5 (ASCI config_rom.v 1.5 (ASCI config_rom_onter 1.4 (AS config_rom_onter 1.5 (AS config_rom_mebt.make cordic.v 1.5 (AS dds.v 1.5 (AS (AS dds.v 1.5 (AS (AS dkcm_bussed.v 1.5 (AS dkcm_controller.v 1.5 (AS ds1822_driver.v 1.5 (AS ds2401_driver.v 1.5 (AS fdbk_loop.v 1.12 (ASCI | <pre>{e4[12:0], 3'b000} : {e4[15] wire [15:0] e4_ls5 = ((e4[15:10]==6'b000000) (e {e4[10:0], 5'b00000}) : {e4[1 // wire [15:0] e4_int = int_scale_sc? e4_shi1 wire [15:0] e4_int = int_scale_sc[1] ? e4_ls5 // C wire [15:0] e4_int = int_scale_sc[0] ? e4_shi1 // S wire [13:0] fdbk_err_wide = {integrate_out[20], ir // wire [11:0] fdbk_err = ((fdbk_err_wide[13:12]==2't fdbk_err_wide[12:1] : {fdbk_err_wide[13],{11{- always @(posedge clk40) fdbk_err_out <= fdbk_err; // w wire [11:0] peak_err_narrow; trip trip(.clk(clk40), .inval(e2[10:2]), .trip_thresh(tr .gate(trip_gate), .reset(trip_reset), .tripped(err_tripped), .peak_val(peak_err_narr); assign peak_err = {peak_err_narrow, 4'b0}; // gauging for output magnitude wire [11:0] peak_out_narrow; </pre> | <pre>ff_pipe <= feedforward_data; ff_pipe <= ff_data_sat; // hma: integrate_input <= {ff_pipe,5'b0} + (corrupte ombine low-latency linear feedback with the i aturation and sign extension are claimed vali ire [13:0] fdbk_err_wide = {integrate_out[20] [15:0] e4_ls3 = ((e4[15:12]==4'b0000) (e4</pre> |
| <pre>infection interval interv</pre> | <pre>.clk(clk40), .inval(fdbk_err[11:3]), .trip .gate(feedback_on), .reset(trip_reset), .tripped(out_clipped), .peak_val(peak_out); assign peak_out = {peak_out_narrow, 4'b0}; endmodule endm I Problems Console I History X fdbk_loop.v Revision Tags Revision Time Comment I I I I I I I I I I I I I I I I I I</pre> | <pre>.clk(clk40), .inval(e2[10:2]), .trip_thresh(t .gate(trip_gate), .reset(trip_reset), .tripped(err_tripped), .peak_val(peak_err_nar gn peak_err = {peak_err_narrow, 4'b0}; odule</pre> |
| mult_moving.v 1.5 (AS | 1 11 DE 10 DE 10b DE 0 4/12/06 3:42 DM act now firmula | |
| | | |
| | | |


FPGA Firmware Handling

- Verilog sources are in CVS
 - Full benefit of version comparisons
- Bitfiles also in CVS as 'binary'
 - No insight into changes, but since each "place-androute" creates different bitfile, it's good to keep a copy of the specific bitfile
- Front-end computer programs FPGA
 - Loads bitfile via network

(For machine protection related FPGA, bitfile is in local EEPROM)

Configuration Control

SNS Device Database



Example: LLRF Multiplicity


- Almost 100 SNS LLRF Systems, handled by ~50 front-ends
 - As different as warm vs. super-conducting cavities
- One source base for all of them
 - Differences handled by configuration settings
 - If possible, startup files and overview displays scriptgenerated from central system info.



Configuration File Strategy

- Track changes to configuration files
 - Who made the change
 - When was the change made
 - Why was the change made
- Restore past configuration files when necessary
- Configuration consists of structure and data
 - Structure (collection of properties that describe the device) is typically common across devices of a specific type
 - Data typically varies for each device and represents the values for a device's properties
 - Structure is associated with a configuration's major version number and data is associated with the minor version

Configuration File Storage/Retrieval



| Configuration | Configuration Type: BCM Device Overview Configuration Templates Batch Import Logout | | | | | | |
|---------------|---|--------------------|--------|---|--|--|--|
| | | | | | | | |
| Close DTI | lose DTL_Diag:IOC_BCM622 Warning: This is not the default device for your IP Address! | | | | | | |
| | 25 Configurations Display 10 items Page 1 of 3 | | | | | | |
| | | | | | | | |
| + | Choose File no file selected | Upload | | | | | |
| Active | Configuration | Date | Author | Comment | | | |
| ۲ | <u>17.22</u> | May 01, 2007 16:14 | 900688 | Batch upload of configuration files. | | | |
| 0 | <u>17.21</u> | May 01, 2007 15:48 | 900688 | Demo Batch upload of configuration files. | | | |
| 0 | <u>17.20</u> | May 01, 2007 11:36 | 900688 | Test batch upload of configuration files. | | | |
| 0 | <u>17.19</u> | May 01, 2007 11:36 | 900688 | Test batch upload of configuration files. | | | |
| 0 | <u>17.18</u> | May 01, 2007 10:46 | 900688 | Batch upload of configuration files. | | | |
| 0 | <u>17.17</u> | May 01, 2007 10:44 | 900688 | Batch upload of configuration files. | | | |
| 0 | <u>17.16</u> | May 01, 2007 10:43 | 900688 | Batch upload of configuration files. | | | |
| 0 | <u>17.15</u> | May 01, 2007 10:42 | 900688 | Batch upload of configuration files. | | | |
| 0 | <u>17.14</u> | May 01, 2007 10:41 | 900688 | Batch upload of configuration files. | | | |
| 0 | <u>17.13</u> | May 01, 2007 10:40 | 900688 | Batch upload of configuration files. | | | |
| Activation no | tes: | | | | | | |
| | | | | | | | |
| | | | | | | | |

BCM Diagnostic Device Active Configurations:

Activate

| Dem Diagnostie Deview | e neuve comigu | iunonoi | | |
|-----------------------|-------------------------|--------------------|--------|---|
| Device | Active Configuration | Date | Editor | Comment |
| CCL Diag:IOC BCM102 | <u>14.22</u> | May 01, 2007 16:14 | 900688 | Batch upload of configuration files. |
| DTL Diag:IOC BCM400 | <u>11.1</u> | Nov 13, 2006 14:51 | 900688 | Use the INI file. |
| DTL_Diag:IOC_BCM428 | <u>2.1</u> | May 31, 2006 14:28 | 9PJ | Original Configuration taken during initial insert May 2006 |
| DTL Diag:IOC BCM600 | <u>2.1</u> | May 31, 2006 14:28 | 9PJ | Original Configuration taken during initial insert May 2006 |
| DTL_Diag:IOC_BCM622 | <u>17.22</u> | May 01, 2007 16:14 | 900688 | Batch upload of configuration files. |
| EDmp Diag:IOC BCM02 | <u>4.1</u> | May 31, 2006 14:28 | 9PJ | Original Configuration taken during initial insert May 2006 |
| HEBT Diag:IOC BCM01 | <u>12.1</u> | Nov 13, 2006 14:52 | 900688 | Use the INI file. |
| HEBT Diag:IOC BCM09 | <u>2.1</u> | May 31, 2006 14:28 | 9PJ | Original Configuration taken during initial insert May 2006 |
| HEBT_Diag:IOC_BCM20 | <u>2.1</u> | May 31, 2006 14:28 | 9PJ | Original Configuration taken during initial insert May 2006 |
| HEBT_Diag:IOC_BCM32 | <u>2.1</u> | May 31, 2006 14:28 | 9PJ | Original Configuration taken during initial insert May 2006 |
| IDmp_Diag:IOC_BCM01 | <u>11.1</u> | Nov 16, 2006 12:55 | 900688 | Use the INI file. |
| LDmp_Diag:IOC_BCM05 | <u>2.1</u> | May 31, 2006 14:28 | 9PJ | Original Configuration taken during initial insert May 2006 |
| LEBT_Diag:IOC_BCM1t4 | <u>11.1</u> | May 01, 2007 11:44 | 900688 | Test new activation code. |
| | | | | |

Implementation Choices

Flexibility Rapid development

- Human
- Commercial/Scripted High Level
- High Level Application (Multiuser OS)
- Low Level Application (RTOS target)
- Embedded (DSP, limited OS)
- FPGA
- ASIC

Performance

Analog

"Some folk built like this, some folk built like that But the way I'm built, you shouldn't call me fat Because I'm built for comfort, I ain't built for speed..."

- Willie Dixon

Flexibility or Performance?

- Flexibility in the form of
 - Rapid development, independent testing, remote access, online changes, rich set of debug tools



... often differs from ...


- Performance
 - Fast startup times, short response times, deterministic "real time" behavior.




SNS LLRF Choices

- Software based a control system framework (Experimental Physics and Industrial Control System, EPICS)
- Matlab scripts for test & development of algorithms
- Front-End computer uses EPICS State Machine Tool for automation, and "runtime Database" for data flow.
- C/C++ driver code
- Fast Feedback (~40MHz) and interlocks in Verilog, VHDL, AHDL. Several Iterations
- Hardware as simple as possible: Analog filtering, ADCs/DACs, then FPGA










Operator Interface: Display Manager

- Drawing package for
 - Placing labels, text-monitors, meters, ... on a screen
 - Connecting them to online Process Variables
 - Display panel Configuration instead of coding




Overall SNS LLRF

• Requirements change, so Flexibility is key.

- Resonance Error computation, feedback loop setup, ..:
 - If possible, first developed in Matlab
 - Then implemented on Front-End as State Machine or EPICS Database
 - <u>If necessary</u>, later moved into custom C++ driver code, or even FPGA

State Machine (EPICS "Sequencer")

- Used for automation whenever possible
- "On Demand" tasks, response times of .1 to 1 sec
- Safest and most flexible tool
 - Runs on host as well as front-end
 - Start/Stop/Update without front-end reboot



EPICS "Database"

- Used for steady-state control, data flow.
- Full remote access to any detail.
- Limited online changes.
- "Records", building blocks

 Read input, computation, write output, …
- Database Engine handles
 - Periodic or event-driven scanning
 - Time stamps(!)
 - Check of alarm limits
 - Publication of data in "Process Variables"
- Response times of millisecs possible, or more than 10000 records per front-end computer.


| re { | cord(a | ai, "temp") |
|---------|------------|-------------|
| | SCAN | "1 second" |
| | INP S3" | "#C2 |
| | EGU | "deg C" |
| | HIGH | "40.0" |
| | ••• | |
| } | | |

Custom Low Level Code

- Custom C/C++
 - When required for higher performance, or interrupt service routines, low-level access to custom hardware
 - Usually no online changes.
 - It's really hard to understand, extend, debug somebody else's custom code
 - Debug tools vary with operating system
 - SNS, using vxWorks5 with Linux hosts has currently no online sourcelevel debugger....
- FPGA
 - Same problems as custom C/C++ code
 - Probably even more so, since HDL is a "code", but often <u>not</u> implemented by software engineers.
 - Good simulation and offline analysis tools but online debugging limited to scope, signal analyzer.

SNS LLRF Changes in early 2007

 Improve performance of tested algorithms by converting Sequencer (State Machine) code and Database Records to C++



Alternative DSP Implementations

- High level environment
 - Commercial
 - Physics application framework
- Within control system toolkit
- Vertically integrated commercial products

Matlab Scripting Example

Orbit correction

% Get the vertical orbit

Y = getam('BPMy');

% Get the Vertical response matrix from the model Ry = getrespmat('BPMy', 'VCM'); % 120x70 matrix

% Computes the SVD of the response matrix lvec = 1:48; [U, S,V] = svd(Ry, 0);

% Find the corrector changes use 48 singular values DeltaAmps = -V(:,lvec) * S(lvec,lvec)^-I * U(:,lvec)' * Y;

% Changes the corrector strengths stepsp('VCM', DeltaAmps);

LabVIEW FPGA with EPICS

